7-4 A 16GB/s, 0.18p.m Cache Tile for Integrated L2 Caches from 256KB to 2MB.
Jeffrey L. Miller, James Conary, D. DiMarco · 2000
A modular 256KB advanced transfer cache tile has been developed to implement the on-die second level caches of the 0.18pm Intel@ Pentium@ I11 processor family[ 11. The cache tile is stepped from I to 8 times to form implementations from 256KB to 2MB. Each tile is a self-contained cache delivering a line of 32B every 2 clock cycles at 1 .OGHz. A charge-share data sense technique overlaps the data and tag array accesses for reduced latency at lower power. Modular tiled cache design also achieves low power through hierarchical power management and reduced test time through PBIST (programmable built in self test).