Delay Study of Spartan-3A Field Programmable Gate Array
Mohammed H. Al Mijalli, Muhammad Haris Rais, Saudi Arabia · 2012
The purpose of delay study is to evaluate Spartan-3A family devices and determine the significance and the extent of delay among the devices for Braun's multipliers. Braun's multipliers hardware implementation on Spartan-3A field programmable gate array (FPGA) devices including: XC3S50A, XC3S200A, XC3S400A, XC3S700A and XC3S1400A using Very High speed integrated circuit Hardware Description Language (VHDL). The delay study is analysed using analysis of variance (ANOVA) method applying the software Statistical Package for Social Science (SPSS) with a 0.05 confidence level. Delay results comparison test show that the differences between the FPGA Spartan-3A devices are insignificant.