Bus Translation Design Using FPGAs
Venkata Ramana Kalapatapu · 1996
This paper discusses the use of a 6K gate FPGA to implement a design that controls and manages the communication between a Motorola 68040 bus, two SUN S-BUS devices, and two static RAMs at the rate of 25 MHz.