Address Translation Aware Memory Consistency
Bogdan F. Romanescu, Alvin R. Lebeck, Daniel J. Sorin · IEEE Micro · 2010
Computer systems with virtual memory are susceptible to design bugs and runtime faults in their address translation systems. Detecting bugs and faults requires a clear specification of correct behavior. A new framework for address translation aware memory consistency models addresses this need.