DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement
Ghislain Fraidy Bouesse, Marc Renaudin, S. Dumont, Fabien Germain · Design, Automation, and Test in Europe · 2005
The paper formally specifies a flow devoted to the design of differential power analysis (DPA) resistant QDI (quasi delay insensitive) asynchronous circuits. The paper first proposes a formal modeling of the electrical signature of QDI asynchronous circuits. The DPA is then applied to the formal model in order to identify the source of leakage of this type of circuit. Finally, a complete design flow is specified to minimize the information leakage. The relevancy and efficiency of the approach is demonstrated using the design of an AES crypto-processor.