A comprehensive reconfiguration scheme for fault-tolerant VLSI/WSI array processors
Yung‐Yuan Chen, Shambhu Upadhyaya, Ching-Hwa Cheng · IEEE Transactions on Computers · 1997
This paper presents an effective reconfiguration scheme consisting of detailed spare replacement, processor placement, routing, and switch programming mechanisms. A new switch programming scheme is proposed to reduce the hardware overhead of reconfiguration. A thorough yield simulation tool has been developed for accurate prediction of yield by considering the effects of defect clusters and switching network failures. This yield simulation tool can also be used to obtain the information on the performance degradation, spare replacement, processor placement, routing and the switch programming algorithm survival probability.