Fault Injection Techniques and their Accelerated Simulation in SystemC
Silvio Misera, H.T. Vierhaus, André Sieber · Digital Systems Design · 2007
SystemC has been widely accepted for the description of electronic systems. An essential advantage of a SystemC description is the possibility of a built-in compiled-code simulation. Beyond the functional simulation for validation of a hardware design, there are additional requirements for an advanced simulation of faults in order to analyze the system behavior under fault conditions. The paper introduces known and novel methods of SystemC-based simulations with fault injections and provides first results. Some strategies are shown to accelerate the SystemC simulation by parallel computing. Additionally, we present gate level and switch level models for an effective simulation in SystemC.