A hardware/software partitioning algorithm for pipelined instruction set processor
Nguyễn Ngọc Bình, Masayuki Imai, Atsushi Shiomi, Nobuyuki Hikichi · European Design Automation Conference · 1995
This paper proposes a new method to design an optimal instruction set for pipelined ASIP development using a formal HW/SW codesign methodology. The codesign task addressed in this paper is to find a set of HW implemented operations to achieve the highest performance of a pipelined ASIP under a given gate count and power consumption constraint. The method enables to estimate the performance and pipeline hazards of the designed ASIP very accurately. The experimental results show that the proposed method is effective and quite efficient.