On automatic-verification pattern generation for SoC with port-order fault model
Chun-Yao Wang, Shing-Wu Tung, Jing-Yang Jou · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 2002
Embedded cores are being increasingly used in the design of large system-on-a-chip (SoC). Because of the high complexity of SoC, the design verification is a challenge for system integrators. To reduce the verification complexity, the port-order fault (POF) model has been used for verifying core-based designs (Tang and Jou, 1998). In this paper, we present an automatic-verification pattern generation (AVPG) for SoC design verification based on the POF model and perform experiments on combinational and sequential benchmarks. Experimental results show that our AVPG can efficiently generate verification patterns with high POF coverage.