Synthesis of VHDL concurrent processes
Petru Eles, Marius Minea, Krzysztof Kuchciński, Zebo Peng · 1994
This paper presents two methoals for synthesis of VHDL siecijications containing concurrent processes. Our main objective is to preserve simulation/synthesis correspondence during high-level synthesis and to produce hardware that operates with a high degree of parallelism. The first method supports an unrestricted use of signals and wait statements and synthesizes synchronous hardware with global control of process synchronization for signal update. The second method allows hardware synthesis without the strict synchronization imposed by the VHDL simulation cycle. Experimental results have shown that the proposed methods are eficientfor a wide spectrum of digital systems. 1.