Synthesis of low-power selectively-clocked systems from high-level specification
Luca Benini, Patrick Vuillod, Giovanni De Micheli, Claudionor Coelho · International Symposium on Systems Synthesis · 1996
In this paper we propose a technique for synthesizing low-power systems from a high-level specification. We analyze the control flow of the specification to detect mutually exclusive sections of the computation. A selectively-clocked interconnection of interacting FSMs is automatically generated and optimized where each FSM controls the execution of one section of computation. Only one of the interacting FSMs is active at any given clock cycle, while all the others are idle and their clock is stopped. Our interacting FSM implementation achieves consistently lower power dissipation than the functionally equivalent monolithic implementation. On average 37% power savings are obtained with a 30% area overhead.