Automatic synthesis of parallel processors
Michelle Dolore Kidwell, V. Raj · 1991
The system described accepts as input a high level language behavioral description of a multiprocessor computer system and outputs a specification for an array of parallel processors. The processors are then designed by the use of a high level architecture synthesis system. The behavioral description may contain loops nested to any depth. User specified constraints, limitations, and interconnection configurations may also be input.>