MPEG Video Decoder Architecture for Embedded Applications
M.N. Liu · International Conference on Consumer Electronics · 2005
A determinate global data transfer timing scheme will significant reduce the complexity of global control for MPEG decoding. Such a scheme allows to construct functional modules on an explicit performance basis and to set the data flow requirement. A very low gate count hardware architecture will be presented to demonstrate the concept.