On the impact of structural circuit partitioning on SAT-based combinational circuit verification
Marc Herbstritt, T. Kmieciak, Bernd Becker · 2006
In this work we present an approach for SAT-based combinational circuit verification using partitionings of the set of primary outputs. We formally analyze the applied partitioning heuristics for the first time and present a closed verification framework incorporating traditional techniques. We report on experiments using our partitioning-based verification procedure that result in speedups of 276% on the average compared to traditional techniques.