Optimally-placed twists in global on-chip differential interconnects
Eisse Mensink, Daniël Schinkel, Eric A.M. Klumperink, Ed van Tuijl, Bram Nauta · 2005
A bus-transceiver test chip in 0.13 /spl mu/m CMOS achieves 3 Gb/s/ch over 10 mm long uninterrupted differential interconnect of only 0.8 /spl mu/m pitch. As crosstalk would impede this high data rate, twists are used. Analysis shows that the optimal positions of the twists depend on the termination of the interconnect. Theory and measurements show that only one twist at 50% of the even interconnects, two twists at 30% and 70% of the odd interconnects and equal source and load impedances are very effective in mitigating the crosstalk.