A LOG-EXP still image compression chip design
Sheng-Chieh Huang, Liang‐Gee Chen · IEEE Transactions on Consumer Electronics · 1999
A fully pipelined single chip is proposed for the LOG-EXP still image compression. The design of the LOG-EXP image compression system focuses on the high compression ratio of the complex texture (e.g. benchmark image baboon) and high quality image, especially for the PSNR requirement above 36. In comparison with the JPEG compression result (bpp=0.99 and PSNR=26.9), this compression algorithm uses less bpp (bpp=0.87) to get a higher image quality (PSNR=36.38) for the benchmark image baboon. The entire LOG-EXP image compression system can be implemented on a single chip to yield a clock rate of 175 MHz which allow an input rate of 30 frames per second for 1024/spl times/1024 color images.