Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors
Michael Freeman · 2006
This paper describes the development of FPGA based co-processor architecture for accelerating vector comparisons e.g. Euclidean distance. In this paper we compare traditional pipelined and data/low implementations, in terms of processing speed and area requirements. Processing performance is compared against a software implementation to evaluate possible speedup