An operation rearrangement technique for power optimization in VLIM instruction fetch
Dongkun Shin, Jihong Kim, Naehyuck Chang · Design, Automation, and Test in Europe · 2001
In VLIW machines where a single instruction contains multiple operations, the power consumption during instruction fetches varies significantly depending on how the operations are arranged within the instruction. In this paper we describe a post-pass operation rearrangement method that reduces the power consumption from the instruction-fetch datapath. The proposed method modifies operation placement orders within VLIW instructions so that the switching activity between successive instruction fetches is minimized. Our experiment shows that the switching activity can be reduced by 34% on average for benchmark programs.