An Improved Squaring Circuit for Binary Numbers
Kabiraj Sethi, Rutuparna Panda · International Journal of Advanced Computer Science and Applications · 2012
In this paper, a high speed squaring circuit for binary numbers is proposed. High speed Vedic multiplier is used for design of the proposed squaring circuit. The key to our success is that only one Vedic multiplier is used instead of four multipliers reported in the literature. In addition, one squaring circuit is used twice. Our proposed Squaring Circuit seems to have better performance in terms of speed.