A system for synthesizing optimized FPGA hardware from Matlab(R
Malay Haldar, Anshuman Nayak, Alok Choudhary, Prith Banerjee · 2001
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computations and meet time-to-market pressures. We present a compiler that takes as input algorithms described in MATLAB and generates RTL VHDL. The RTL VHDL then can be mapped to FPGAs using existing commercial tools. The input application is mapped to multi-ple FPGAs by parallelizing the application and embedding communication and synchronization primitives automatically. Our compiler infers the min-imum number of bits required to represent the variable through a precision analysis framework. The compiler can leverage optimized IP cores to en-hance the hardware generated. The compiler also exploits parallelism in the input algorithm by pipelining in the presence of resource constraints. We demonstrate the utility of the compiler by synthesizing hardware for a couple of signal/image processing algorithms and comparing them with manually designed hardware. 1.