A block-based reservation architecture for the implementation of large packet buffers
Hao Henry Wang, Bill Lin · 2009
DRAM is typically needed to implement large packet buffers, but DRAM devices have worst-case random access latencies that are too slow to match the bandwidth requirements of high-performance routers. Existing DRAM-based