RTL design of parallel FFT with block floating point arithmetic
Hiroshi Ochi · 2008
In modern wireless communication systems, FFT is one of the key components but requires wide numerical dynamic range. In order to satisfy both requirements of smaller chip size and wider numerical dynamic range, we employ block floating point arithmetic rather than neither fixed point one nor floating point one to implement real systems. In this paper, we show a RTL design result in terms of a radix-4 64-point FFT with parallel architecture using block floating point arithmetic. The results show that we can get more than 100 MHz clock frequency with 16-bit length or more even if we make use of FPGA devices.