Efficient management of in-place path metric update and its implementation for Viterbi decoders
Ming‐Der Shieh, Ming‐Hwa Sheu, Chien‐Ming Wu, Wann-Shyang Ju · 2002
The in-place path metric scheduling is known as an efficient approach for sequential processing of the trellis, where the number of add compare select (ACS) units or processors is less than the number of states. In this paper, a systematic approach to partitioning a centralized memory into several banks to increase the memory bandwidth for in-place path metric update in Viterbi decoders is presented. Similar concepts can be extended to distribute the memory banks into ACS units if the ACS units are scheduled correspondingly to keep the interconnection minimal. Implementation results show that in terms of trade-off between hardware overhead and required memory bandwidth, an expected performance improvement can be achieved based on the proposed technique, especially for the trellis with a long constraint length.