Timing analysis in a logic synthesis environment
Neal Weiner, Alberto Luigi Sangiovanni-Vincentelli · 1989
A goal of a logic synthesis system is the automatic generation of area optimised designs that meet timing requirements. The design process involves repeated timing analyses followed by appropriate modifications.