A high data rate BPSK receiver implementation in FPGA for high dynamics applications
Juan Augusto Maya, Nicolás A. Casco, Pedro A. Roncagliolo, Javier Gonzalo Garcia · 2011
In this paper we present the implementation of a FPGA based high data rate BPSK receiver specifically designed to withstand the high dynamics of airborne vehicles (i.e. aircraft, sounding rockets, satellites, etc.). The carrier recovery is implemented through a Costas loop, and a Gardner detector is used for the timing recovery. This architecture was chosen because it provides almost independent carrier and bit synchronization. Loop filters were designed through analog to discrete-time conversion. A theoretical analysis of the design, simulation and its implementation is presented.