A VLSI design for viterbi decoder with trace-back
A.A. Kalatchikov · 2002
A Viterbi Decoder for convolutional codes is developed which uses the trace-back method with metric normalisation for tracing of survivor path. This parallel architecture requires a niiniman number of storage devices and a short decoding time. A suitable VLSI implementation is shown for this parallel architecture.