Fast algorithms for computing I/sub DDQ/ tests for combinational circuits
Paul J. Thadikaran, Sourish Chakravarty · 2002
A system to generate I/sub DDQ/ tests for bridging faults (BFs) and leakage faults in combinational CMOS circuits is described. Experimental results for different sets of BPs demonstrates the efficiency and flexibility of the approach.