On a design verification of the pipelined digital system using SMV
Seung-Ho Lee, Jong-Kwon Chang · Korea-Russia International Symposium on Science and Technology · 2003
Design verification problem is emerging as an important issue to detect any design errors at the early stage of the design. Traditionally, design verifications have been done using a simulation technique. However, this technique has been proved not to cover all potential design errors. Therefore, formal technique is often used to verify digital circuits as an alternative. In this paper we adopted formal verification technique and verified some important properties derived from our pipelined digital systems, using SMV (Symbolic Model Verifier). Our example shows that model checking method (one of formal verification techniques) can be effectively performed in verifying the large digital systems.