Scheduling unequal length tests in high performance VLSI system implementations
J. Sayah, Charles R. Kime · 2003
Testing high-performance VLSI systems containing pipelines and multifunctional units is considered. An efficient heuristic-based algorithm is presented for scheduling tests in systems requiring unequal number of tests (UNT) for the test function. Performance results for an experimental implementation of the algorithm are presented.>