TGEN: Flexible Timing Generator Architecture
Timothy Alton · 2005
This paper describes the TGEN device, an integrated circuil. designed for application in next generation VLSI ATE. It utilizes a novel timing architecture which decouples it from centrally generated cycle timing information.