Observable time windows: verifying high-level synthesis results
Reinaldo A. Bergamaschi, S. Raje · IEEE Design & Test of Computers · 1997
Verifying equivalence of the behavioral specification and scheduled implementation is a significant problem in high-level synthesis, because scheduling changes the cycle-by-cycle behavior. The authors present a practical method for comparing simulation results for the two using the same vectors.