A programmable VLSI architecture for computing multiplication and polynomial evaluation modulo a positive integer
Eric Hsueh-Chan Lu, Lein Harn, J.-Y. Lee, W.-Y. Hwang · IEEE Journal of Solid-State Circuits · 1988
A programmable VLSI architecture with regular, modular, expansible features is designed for computing AB mod N, AB+C mode N, and polynomial evaluation modulo N. The size of the resultant circuit can be easily expanded to improve the security of cryptosystems without making any change to its control circuit. The computing procedures for all N throughout the range of 0>