Simulation and development of short transparent tests for RAM
Serge N. Demidenko, Ad van de Goor, S. Henderson, Peter Knoppers · 2002
Short transparent memory test algorithms for semiconductor memories are presented along with an evaluation of the space on silicon required for their built-in self-test implementation. A modified version of the memory test simulation package MAP+ has been developed and employed for test algorithms generation and simulation.