RT-level transformations for gate-level testability
S. Bhattacharya, S. Dey, F. Brglez · 2002
The authors introduce a technique to transform a given RT-level design into a functionality equivalent, minimized design which is 100% testable under full-scan at the gate level. The proposed optimization technique uses the RT-level structure and exploits the interaction between the control and the data path. The approach maintains the design hierarchy while performing RT-level transformations of initially specified data path, followed by resynthesis of control using do not cares extracted from the data path. Experiments with RTL benchmarks demonstrate the effectiveness of the technique in generating fully testable designs, while consistently reducing area and delay.>