DSP-based real-time video decoding
Minhua Zhou, R. Talluri · 2003
In this paper we describe the implementation of MPEG4/H.263 real-time video decoding on the high performance fixed-point DSP. This series of DSP utilize a common core based on VelociTI/sup TM/, the advanced very long instruction word (VLIW) DSP architecture, which makes them ideal for the high performance embedded multimedia applications. On the EVM board of this kind of DSP (CPU frequency 160 MHz) we were able to demonstrate decoding of MPEG-4/H.263 bitstream coded at 700 Kbps, CIF (352/spl times/288), at a speed of 55/65 fps, respectively. Applications such as consumer set-top boxes that decode streaming video on the Internet and packet-based videophones will benefit from this performance.