On Efficient Implementation of Accumulation in Finite Field Over $GF(2^{m})$ and its Applications
Pramod Kumar Meher · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2009
Finite field accumulation is the simplest of all the finite field operations, but at the same time, it is one of the most frequently encountered operations in finite field arithmetic. In this paper, we present a simple but highly useful modification of the conventional hardware implementation of accumulation in finite field overGF(2m) . The critical path, as well as, the hardware-complexity are reduced in the proposed design by performing the accumulation operation usingmnumber ofTflip-flops instead of using a combination ofmnumber of XOR gates with equal number ofDflip-flops in dependent loop structures. The conventional design is found to involve nearly 39% more area, 53% more delay, and 40% more maximum ac power consumption compared with the proposed accumulator. The proposed finite field accumulator is used further for the implementation of serial/parallel polynomial-basis finite field multiplication and bit-serial inter-conversion between polynomial basis representation and normal basis representation overGF(2m). The area-time complexity of the proposed bit-serial/parallel multiplier is less than half of the best of the corresponding existing structures. The structure proposed for digit-serial/parallel multiplication for trinomials is found to involve nearly 56% less area-time complexity compared with the best of the corresponding existing multipliers; and the existing design of bit-serial basis conversion is found to involve nearly twice area-time complexity compared with the proposed design using the proposed finite field accumulator.