VLSI implementation of a DWT architecture
Tinku Acharya, Po-Yueh Chen · 2002
In this paper, we presented the VLSI implementation and the simulation results of a systolic architecture for Discrete Wavelet Transform (DWT). This architecture is suitable for both decomposition and reconstruction of signals. The hardware utilization of the architecture is 100% unlike many other existing solutions in the literature.