A multiplier-free fixed-task digital CNN array for video segmentation system
A. Paasio, Jani Paakkulainen, Jouni Isoaho · 2002
In this paper an alternative approach is given for implementing a fixed template cellular nonlinear network processor. The new concept is based on calculations in the digital domain to achieve accuracy not easily available with analog circuitry. A particular task, namely a noise removal operation, is considered here. Simplifications to the integration update rule are introduced that make the hardware realization simple. Moreover, results are given where the number of iteration steps in the integration show the achieved accuracy in the processed image with different word lengths. The design of the processor cell is given in a block level and both the processing time and the size of the hardware realization of this topology are estimated.