The design of an asynchronous VHDL synthesizer

Sun-Yen Tan, Steve B. Furber, Wen-Fang Yen · 1998

This paper presents a straightforward approach for synthesizing a standard VHDL description of an asyn-chronous circuit from a behavioural VHDL descrip-tion. The asynchronous circuit style is based on `mi-cropipelines', a style currently used to develop asyn-chronous microprocessors at Manchester University. The rules of partition and conversion which are used to implement the synthesizer are also described. The synthesizer greatly reduces the design time of a com-plex micropipeline circuit. 1

Read the paper · More papers on PaperTik