Diagnosing the interconnect of bus-connected multi-RAM systems under restricted and general fault models
Jun Zhao, F.J. Meyer, Fabrizio Lombardi · Records of the IEEE International Workshop on Memory Technology, Design, and Testing · 2002
This paper presents new approaches for detection and diagnosis (with no confounding or aliasing) of interconnect faults (short, open and stuck-at) in a system consisting of multiple RAM chips connected through busses. These systems (referred to as a bus-connected multi RAM systems, or BCMRS) are characterized by multiple types of lines (bus and driver lines), disjoint busses (address and data) as well as by the presence of memories (whose number is given by D). Detection and maximal diagnosis are considered under a restricted fault model (short faults only) as well as a general fault model (all types of faults).