Approach for implementing fault tolerant systolic arrays
P. K. LALAT · International Journal of Electronics · 1989
This paper presents a new technique for concurrent (on-line) error detection in systolic arrays. Once a cell in a systolic array is found to be faulty it is automatically replaced by a spare to achieve fault tolerance. A systolic cell architecture having built-in fault tolerance capability is also introduced.