A simple and efficient method for generating compact IDDQ test set for bridging faults
Tsuyoshi Shinogi, T. Hayashi · 2002
This paper presents an efficient method for generating a compact test set for IDDQ testing of bridging faults in combinational CMOS circuits. This method is based on the iterative improvement method. Though our method is simple and easy to implement, it is efficient. Experimental results for large ISCAS benchmark circuits demonstrate its efficiency in comparison with results of previous methods.