Orthogonal transpose-RAM cell array architecture with alternate bit-line to bit-line contact scheme
Kyung-Saeng Kim, Kwang Myoung Rho, Kwyro Lee · 2002
An orthogonal RAM cell array architecture suitable for efficient transposing is proposed, and layout and simulation results are presented. The cell is developed to adopt folded bit-line sensing scheme area-efficiently. The proposed alternate bit-line to bit-line contact scheme in the orthogonal RAM cell array architecture leads to asymmetric bit-line sensing scheme and (i, 2i) bit-line transposing scheme, and results in fast response time of the sense amplifier and low power dissipation for restoring.