An efficient logical fault diagnosis for combinational circuits using stuck-at fault simulation
T. Shimino · 2002
A new efficient method to diagnose faults in a gate or function block is proposed. This method can localize a single logic function fault, which is caused by internal stuck-at, short or open faults in the gate or function block, by using stuck-at fault simulation. Since a practical fault diagnostic system is now under development the effectiveness of the method is demonstrated by experimental results on the ISCAS'85 benchmark circuits.>