BIST diagnostics. I. Simulation models
Jacob Savir · 2002
An efficient method is described for using fault simulation as a solution to the diagnostic problem created by the presence of embedded memories in BIST designs. The idea is to create simulation models that only use combinational logic (i.e., the memory is removed).