Design of multioutput CMOS combinational logic circuits for robust testability
Sandip Kumar Kundu · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 1989
The author proposes a testable design for multioutput functions using parity gates that always produces a realization with robust tests. The use of parity gates allows more logic sharing among various outputs than would have been possible otherwise. The solution presented here has the ability to accommodate any fan-in restriction and grow in number of levels. The new design is well suited for multioutput circuits.>