Low power sensor node processor architecture
Goran Panić, Thomas Basmer, Klaus Tittelbach‐Helmrich, Łukasz Łopaciński · 2010
This paper presents a low power solution for sensor node processor architecture, where an asynchronous processor has been integrated with a number of peripherals in a quite unique fashion. The paper describes the most important architectural and design issues and presents the implementation results.