Architectural-level fault simulation using symbolic data
J. Lee, Elizabeth M. Rudnick, Janak H. Patel · 2002
A fault simulation technique which uses architectural-level information is proposed. This approach allows one to simulate stuck-at faults in specific modules within the context of the overall design. Gate-level descriptions of all modules are not required, so this method can be applied early in the design phase. At the architectural level, the behavioral simulation uses symbolic data to simultaneously process the fault effects for groups of faults in the module under simulation in order to achieve speedup. The proposed techniques have been implemented, and several circuits described at a high level have been simulated successfully using different test sets.>