History-based memory mode prediction for improving memory performance
Seong-Il Park, In‐Cheol Park · 2003
To increase the bandwidth of synchronous memories that are widely adopted for high performance memory systems, a predictive mode control scheme is proposed in this paper. Memory latency can be reduced by effectively managing the states of banks. The local access history of each bank is considered to predict the memory mode. Experimental results show that the proposed scheme, at the cost of negligible area overhead, reduces the memory latency by 19.0% over the conventional scheme that always keeps the memory in idle state.