Subpixel Interpolation Architecture for Multistandard Video Motion Estimation
Liang Lu, John V McCanny, Siren Sezer · IEEE Transactions on Circuits and Systems for Video Technology · 2009
A new reconfigurable subpixel interpolation architecture for multistandard (e.g., MPEG-2, MPEG-4, H.264, and AVS) video motion estimation (ME) is presented. This exploits the mixed use of parallel and serial-input FIR filters to achieve high throughput rate and efficient silicon utilization. Silicon design studies show that this can be implemented using 34.8 × 103gates with area and performance that compares very favorably with specific fixed solutions, e.g., for the H.264 standard alone. This can support SDTV and HDTV applications when implemented in 0.18 ¿m CMOS technology, with further performance enhancements achievable at 0.13 ¿m and below.